Intel semiconductor equipment companion ASML offered at the IEEE International Electron Devices Meeting previously today and also increased brows with a modified variation of an Intel cpu scaling roadmap. Intel initially displayed this roadmap back inSeptember However, ASML made it instead extra intriguing by removing the haze and also superimposing the nanometer node dimensions along with matching years, covering 2019 via to 2029.

.

.

Above you can see the initial Intel roadmap slide fromSeptember Below is the ASML modified variation laying over characters showing node dimensions. As AnandTech notes, individuals can have theorized these from 2019 10 nm+, ++ and more, themselves – yet it is excellent to see it in ‘ink’.

.

.

Overall the slides stand for the designated go back to a 2 year tempo for Intel production procedure node upgrades. It reveals we are currently at 10 nm, as for Intel is worried, and also we will certainly see 7nm EUV in 2021, 5nm and also brand-new attributes in 2023, 3nm in 2025, 2nm in 2027, and also the very first time we have actually seen charted or pointed out relative to Intel: 1.4 nm in2029 This 1.4 nm range suggests a cpu function can be as tiny as the size of 12 silicon atoms straight.

.

Between each node will certainly be an annual repetitive + variation – a ‘tock’ adhering to the procedure ‘tick’, if you such as. Furthermore, every node reveals a possibility to back port brand-new procedure attributes to the previous node, revealed as ++ variations. This can assist keep a smooth circulation of item if there are any kind of manufacturing concerns moving forward.

.

.

Overall it resembles Intel and also ASML are intending to maintain action with Moore’s Law for the following years yet this may be even more of a hopeful timetable than a cool tough sensible strategy. Indeed, past 2023 Intel is still in the ‘path-finding’ and also ‘research study’ setting, keeps in mind AnandTech. Meaning that it is still considering and also evaluating brand-new products, brand-new transistor styles, and more. To reach 5nm and also past Intel is thinking about presenting piled nanowires and also 3D wafer piling, as highlighted in a discussion by Jim Keller this summertime, noting the 50 th wedding anniversary of Moore’sLaw See the slide over, which appears to chronographically represent the slides atop of this short article.


Check our various other articles:

Shares